Mask error enhancement factor for sub 0.13μm lithography
10.1117/12.435788
Saved in:
Main Authors: | Tan, S.K., Lin, Q., Quan, C., Tay, C.J., See, A. |
---|---|
其他作者: | PHYSICS |
格式: | Conference or Workshop Item |
出版: |
2014
|
主題: | |
在線閱讀: | http://scholarbank.nus.edu.sg/handle/10635/73584 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | National University of Singapore |
相似書籍
-
Characterization of assist features on impact of mask error enhancement factors for sub-0.13 um technology
由: Tan, S.K., et al.
出版: (2014) -
Process window optimization of CPL mask for beyond 45nm lithography
由: Tan, S.Y., et al.
出版: (2014) -
The study of Chromeless Phase Lithography (CPL) for 45nm lithography
由: Soon, Y.T., et al.
出版: (2014) -
A FinFET and Tri-gate MOSFET's channel structure patterning and its influence on the device performance
由: Jagar, S., et al.
出版: (2014) -
Application of phase shift masking to sub-0.13 micron lithography
由: Koo, Chee Kiong.
出版: (2008)