Simulation of 0.1μm hot carrier effect suppressed grooved gate MOSFET
International Symposium on IC Technology, Systems and Applications
Saved in:
Main Authors: | Sreelal, S., Lau, C.K., Samudra, G.S. |
---|---|
Other Authors: | ELECTRICAL ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/81745 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Parasitic capacitance characteristics of deep submicrometre grooved gate MOSFETs
by: Sreelal, S., et al.
Published: (2014) -
Hot-carrier induced degradation mechanisms of 0.8μm LDD P-MOSFET with 850°C wet gate oxidation
by: Pan, Y.
Published: (2014) -
HOT-CARRIER EFFECTS IN THIN GATE OXIDE MOSFET'S
by: SEE LENG KIAN
Published: (2020) -
Simulation of charge pumping current in hot-carrier degraded p-MOSFET's
by: Samudra, G.S., et al.
Published: (2014) -
Effects of microtrenching from polysilicon gate patterning on 0.13μm MOSFET device performance
by: Chua, C.S., et al.
Published: (2014)