Improving autonomous soft-error tolerance of FPGA through LUT configuration bit manipulation
10.1109/FPL.2013.6645498
Saved in:
Main Authors: | Das, A., Venkataraman, S., Kumar, A. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/83835 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Autonomous soft-error tolerance of FPGA configuration bits
by: Das, Anup, et al.
Published: (2016) -
Bit serial modular multiplication on FPGA
by: Nazar, Medi A., et al.
Published: (2005) -
Soft-error tolerant design for satellite-board computations
by: Zhang, Lei
Published: (2016) -
An efficient soft error protection scheme for MPSoC and FPGA-based verification
by: Liu, Weichen, et al.
Published: (2013) -
Looting the LUTs : FPGA optimization of AES and AES-like ciphers for authenticated encryption
by: Khairallah, Mustafa, et al.
Published: (2020)