Low temperature MOSFET technology with Schottky barrier source/drain, high-K gate dielectric and metal gate electrode
10.1016/j.sse.2004.05.045
Saved in:
Main Authors: | , , , , , , , , , , , , , , , |
---|---|
Other Authors: | |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/83906 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Be the first to leave a comment!