Flexible architecture for analogue delay line
The latest circuit provides a flexible architecture for analogue delay lines (ADL), which is useful for both low and high frequencies. The latest design of ADLs, based on the circuit, consists of four basic blocks, such as an analogue-to-digital converter (ADC), a static memory device (SRAM), a digi...
Saved in:
Main Authors: | Edang, E., Dela Cruz, Hadrian D. |
---|---|
Format: | text |
Published: |
Animo Repository
2008
|
Subjects: | |
Online Access: | https://animorepository.dlsu.edu.ph/faculty_research/3590 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | De La Salle University |
Similar Items
-
A 0.4 V 12T 2RW dual-port SRAM with suppressed common-row-access disturbance
by: Wang, Bo, et al.
Published: (2018) -
A secure data-toggling SRAM for confidential data protection
by: Ho, Weng-Geng, et al.
Published: (2022) -
A 32 kb 9T near-threshold SRAM with enhanced read ability at ultra-low voltage operation
by: Kim, Tony Tae-Hyoung, et al.
Published: (2019) -
Fast Vth instability in HfO2 gate dielectric MOSFETs and its impact on digital circuits
by: Shen, C., et al.
Published: (2014) -
Factors related to the delay time over the HTTP environment
by: Supasit Apiwattanapong
Published: (2009)