Low power CMOS clocked storage elements
Modern Systems-on-chips (SoCs) pack tens of millions of gates in a minuscule area which has resulted in the power consumption of chips reaching their fundamental limits. Clocked Storage Elements (CSEs) serve the purpose of synchronizing the logic across the entire chip and make sure that correct fun...
Saved in:
Main Author: | Lakshman,Srivibhav |
---|---|
Other Authors: | Lau K T |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/142930 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of an ultra-low-voltage CMOS relaxation clock oscillator
by: Zhao, Bingbing
Published: (2023) -
Design and analysis of ultra low power true single phase clock CMOS 2/3 prescaler
by: Yeo, Kiat Seng, et al.
Published: (2010) -
High speed, low jitter CMOS analog PLL for clock recovery application
by: Sudhaleswar Behera.
Published: (2008) -
Design of high-speed low-power clock and data recovery circuit
by: Alper, Cabuk
Published: (2008) -
Low power clock-gated CMOS circuits
by: Liu, Youyang.
Published: (2013)