A scalable CMOS Ising computer featuring sparse and reconfigurable spin interconnects for solving combinatorial optimization problems
No existing algorithms can find exact solutions to the combinatorial optimization problems (COPs) classified as non-deterministic polynomial-time (NP) hard problems. Alternatively, Ising computer based on the Ising model and annealing process has recently drawn significant attention. The Ising compu...
Saved in:
Main Authors: | Su, Yuqi, Mu, Junjie, Kim, Hyunjoon, Kim, Bongjin |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2022
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/163745 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
CIM-Spin: a scalable CMOS annealing processor with digital in-memory spin operators and register spins for combinatorial optimization problems
by: Su, Yuqi, et al.
Published: (2022) -
Design of CMOS Ising machine for combinatorial optimization problems
by: Su, Yuqi
Published: (2023) -
A wideband scalable and SPICE-compatible model for on-chip interconnects up to 110 GHz
by: Kang, K., et al.
Published: (2014) -
A wideband scalable and SPICE-compatible model for on-chip interconnects up to 80 GHz
by: Kang, K., et al.
Published: (2014) -
Compliant Chip-to-Package Interconnects for Wafer Level Packaging
by: LIAO EBIN
Published: (2011)