A scalable CMOS Ising computer featuring sparse and reconfigurable spin interconnects for solving combinatorial optimization problems
No existing algorithms can find exact solutions to the combinatorial optimization problems (COPs) classified as non-deterministic polynomial-time (NP) hard problems. Alternatively, Ising computer based on the Ising model and annealing process has recently drawn significant attention. The Ising compu...
Saved in:
Main Authors: | Su, Yuqi, Mu, Junjie, Kim, Hyunjoon, Kim, Bongjin |
---|---|
其他作者: | School of Electrical and Electronic Engineering |
格式: | Article |
語言: | English |
出版: |
2022
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/163745 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Nanyang Technological University |
語言: | English |
相似書籍
-
CIM-Spin: a scalable CMOS annealing processor with digital in-memory spin operators and register spins for combinatorial optimization problems
由: Su, Yuqi, et al.
出版: (2022) -
Design of CMOS Ising machine for combinatorial optimization problems
由: Su, Yuqi
出版: (2023) -
A wideband scalable and SPICE-compatible model for on-chip interconnects up to 110 GHz
由: Kang, K., et al.
出版: (2014) -
A wideband scalable and SPICE-compatible model for on-chip interconnects up to 80 GHz
由: Kang, K., et al.
出版: (2014) -
Compliant Chip-to-Package Interconnects for Wafer Level Packaging
由: LIAO EBIN
出版: (2011)