ASIC implementation of a high speed and low power scalar product computation unit
This project involves the design, synthesis and placement & routing of improved 16-bit 15-element unsigned inner product architecture. Improvement to the design were made in the carry free addition stage, which is also known as column compression stage or reduction stage, whereby counters are in...
Saved in:
主要作者: | Low, Jeremy Yung Shern. |
---|---|
其他作者: | Chan Pak Kwong |
格式: | Final Year Project |
語言: | English |
出版: |
2009
|
主題: | |
在線閱讀: | http://hdl.handle.net/10356/16733 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
ASIC implementation of a high speed data scaler for residue number system
由: Chay, Chien Hong.
出版: (2012) -
Design and ASIC implementation of binary-to-residue converter
由: Kor, Tianyuan.
出版: (2012) -
Gyroscope ASIC
由: Kong, Xiaolu
出版: (2015) -
Analog ASIC design
由: Png, Lay Ling.
出版: (2008) -
Calibration of ASIC for pressure sensors
由: Qin, Tianhe
出版: (2014)