Design of a CMOS current-mode voltage reference with low PVT sensitivity
This dissertation proposes a new PVT-Insensitive current-mode voltage reference utilizing second-order curvature-compensated technique. Implemented in TSMC-40nm process technology, the circuit has achieved a temperature coefficient of 18 ppm/◦C in the TT corner and Monte-Carlo T.C. of 27.33 ppm/◦...
Saved in:
Main Author: | Lin, Youbo |
---|---|
Other Authors: | Chan Pak Kwong |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/169096 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A 40nm CMOS current reference with reduced PVT sensitivity
by: Prabhakar Bharath Kumar
Published: (2018) -
Design of a CMOS low voltage reference using the current-mode approach
by: Ng, Eng Yong.
Published: (2008) -
Low power voltage reference in current mode approach
by: Low, Qiong Wei.
Published: (2012) -
Current mode voltage reference
by: Goh, Siow Chnia
Published: (2015) -
Design of a constant current relaxation oscillator (voltage controlled) with improved PVT tolerance
by: Tan, Chong Boon
Published: (2020)