CMOS differential logic circuits for low power and high-speed applications
A new CSDL circuit is proposed which reduces the number of transistors and input signals required compared to the original CSDL circuit.
Saved in:
Main Author: | They, Kian Seng |
---|---|
Other Authors: | Lau, Kim Teen |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/3586 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Low power CMOS circuits
by: Teo, Kok Chin
Published: (2014) -
High speed low power CMOS data compressor design and analysis
by: Radhakrishnan, Sathiya Priyanka
Published: (2019) -
Low power CMOS memory circuit design
by: Foo, Chee Heng
Published: (2020) -
High performance fast feedthrough CMOS logic circuits
by: Qu, Yang.
Published: (2009) -
Low voltage low power CMOS circuits for IoT applications
by: Liu, Yue
Published: (2019)