Latchup analysis of deep submicrometer CMOS devices
The effects of the following factors and their combinations on latchup behaviour of a Shallow Trench Isolation (STI) CMOS latchup test structure are studied: Varying both the STI dimensions and geometry parameters of the test structure. Varying the biasing conditions of the test structure. Changing...
Saved in:
Main Author: | Chen, Hong Lei. |
---|---|
Other Authors: | Yeo, Kiat Seng |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/3671 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Latchup characterization of submicrometer CMOS
by: Chow, Jane Sze Mun.
Published: (2008) -
Research on CMOS latchup in quarter micron technology
by: Leong, Kam Chew.
Published: (2008) -
Analysis of CMOS circuits : glitch power
by: Cai, Hong
Published: (2008) -
Delay sensitivity analysis of scaled BiCMOS/CMOS/ECL circuits
by: Sin, You Seng.
Published: (2009) -
De-embedding techniques for characterizing high frequency noise in nanometre CMOS devices
by: Loo, Xi Sung.
Published: (2012)