Improvement in speed performance through transistor process optimization
This thesis presents the means to achieve higher speed yield for CMOS logic circuits through transistor optimization. Experiments were carried out to study the effect of each process condition on transistor drive current and its timing parameter. Based on the obtained results, selection of process c...
Saved in:
Main Author: | Zheng, You. |
---|---|
Other Authors: | Prasad, Krishnamachar |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/4046 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Framework design for nanometer technology development and transistor optimization
by: Raymond Adhi Pangestu Selomulya
Published: (2008) -
High speed prescaler for bluetooth application
by: Chu, Dennis Wah Tat.
Published: (2009) -
High speed CMOS multiplier design
by: Tay, Wen Kai
Published: (2022) -
Analysis of alu chip and realizing with pass transistor logic
by: U Win Lwin
Published: (2008) -
High speed AES encryption IC design
by: Dong, Haokun
Published: (2024)