Improvement in speed performance through transistor process optimization

Improvement in speed performance through transistor process optimization

This thesis presents the means to achieve higher speed yield for CMOS logic circuits through transistor optimization. Experiments were carried out to study the effect of each process condition on transistor drive current and its timing parameter. Based on the obtained results, selection of process c...

Saved in:

書目詳細資料
主要作者:	Zheng, You.
其他作者:	Prasad, Krishnamachar
格式:	Theses and Dissertations
出版:	2008
主題:	DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits
在線閱讀:	http://hdl.handle.net/10356/4046
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!

相似書籍

Framework design for nanometer technology development and transistor optimization
由: Raymond Adhi Pangestu Selomulya
出版: (2008)

Analysis of alu chip and realizing with pass transistor logic
由: U Win Lwin
出版: (2008)

High speed prescaler for bluetooth application
由: Chu, Dennis Wah Tat.
出版: (2009)

High speed CMOS multiplier design
由: Tay, Wen Kai
出版: (2022)

High speed AES encryption IC design
由: Dong, Haokun
出版: (2024)

Studies on InP-based heterojunction bipolar transistors (HBTs) for MMIC applications
由: Wang, Hong
出版: (2008)

16-bit high speed CMOS multiplier IC design
由: He, Pengfei
出版: (2021)

CMOS differential logic circuits for low power and high-speed applications
由: They, Kian Seng
出版: (2008)

Explore high speed motion detection sensor for object recognition applications
由: Natchathiram Premkumar
出版: (2014)

Analysis and design of high speed low power 4-bit ALU
由: Huang, Si Wei.
出版: (2009)

High speed low power CMOS data compressor design and analysis
由: Radhakrishnan, Sathiya Priyanka
出版: (2019)

Design and analysis of low-power and high-speed Manchester carry-bypass adders
由: Fu, Yunyun
出版: (2019)

ASIC implementation of a high speed data scaler for residue number system
由: Chay, Chien Hong.
出版: (2012)

A design of an all-MOS-transistor low-power low-voltage LDO with an embedded voltage reference
由: He, Junsen
出版: (2020)

ASIC implementation of a high speed and low power scalar product computation unit
由: Low, Jeremy Yung Shern.
出版: (2009)

Optimizing control architecture for next generation cellular transceivers by introducing performance accelerator
由: Sandesh Pakhale
出版: (2018)

Design of a high speed and power efficient quarter-rate clock and data recovery circuit
由: Tan, Yung Sern
出版: (2012)

Resolving p-type transistor drain saturation current (IDsat) off-target issue for 0.3um logic device
由: Tan, Ai Kiam
出版: (2008)

Modeling and implementation of a high-speed high-efficiency DC-DC converter for portable devices
由: Harsono, Steven Loekita
出版: (2019)

New architectures of multiplier and inner-product processor for high-speed on-chip serial-link bus
由: Meher, Manas Ranjan.
出版: (2013)

A full-custom IC design flow high speed design using 16-bit full adder
由: Teo, Kok Xuan.
出版: (2012)

Development of an advanced nano-satellite VELOX-I-study of high speed motion detection CMOS image sensor design
由: Huang, Jing
出版: (2014)

Development of an advanced nano-satellite VELOX-I – study of column-level ADC architectures for high speed CMOS image sensors
由: Liu, Lifen.
出版: (2013)

High-speed intelligent power converter IC
由: Putra, Nicholas Kenneth Naga
出版: (2022)

Optimization and modeling of on-chip inductor
由: Lim, Suh Fei.
出版: (2008)

Speed, power and area optimized monotonic asynchronous array multipliers
由: Balasubramanian, Padmanabhan, et al.
出版: (2024)

Genetic algorithms based optimal PID controller
由: Lye, Chon Seng.
出版: (2009)

Switch cell optimization for power gated design
由: Somani Ronak Kailashbhai
出版: (2018)

Delay sensitivity analysis of scaled BiCMOS/CMOS/ECL circuits
由: Sin, You Seng.
出版: (2009)

An optimized Mitchell-based logarithmic conversion circuit
由: Yang, Yanjun
出版: (2022)

Touchscreen data visualization and processing
由: Zhu, Ming
出版: (2023)

Semiconductor intellectual property (IP) optimization for design for manufacturability
由: Lua, Boon Hong
出版: (2019)

Electrical modeling of through-silicon-via for 3D integrated circuits
由: Santhosh Onkaraiah.
出版: (2011)

Analysis of improved side-channel attack on AES-128 with masking
由: Tee, Yee Yang
出版: (2020)

Printed electronics : analog and digital signal processing
由: Zhang, Xi
出版: (2015)

Watermark insertion and detection through embedded test machine for VLSI IP protection
由: Che, Xuerong.
出版: (2012)

Modeling and layout optimization of differential inductors for Silicon-based RFIC applications
由: Sia, Choon Beng, et al.
出版: (2009)

High performance of CMOS comparator circuits
由: Lee, Koom Chong.
出版: (2009)

Investigation of a modified NPN transistor in CMOS structures for enhanced ESD-induced latch-up protection
由: Mo, Zhiyuan
出版: (2023)

Performance verification of audio converter integrated circuits
由: Shankar, Nat Udaya.
出版: (2008)