Modeling of PCI with SystemVerilog
Deep submicron semiconductor technology has enabled system-level IC design complexity to exceed millions of gates. This presents a major design and verification challenge that intensifies the demand for system-level design languages. A major impact in solving this problem has been the development...
Saved in:
Main Author: | Chithambaram Shaalini. |
---|---|
Other Authors: | Jong, Ching Chuen |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/4142 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Design of serial peripheral interface using System Verilog
by: Jeyaraj Rahul
Published: (2023) -
Realizing live sequence charts in SystemVerilog
by: Wang, H.H., et al.
Published: (2013) -
A synthesizable verilog model of an adaptive differential pulse code modulation (ADPCM) codec
by: Yao, Stephen U.
Published: (1997) -
System Verilog for Verification
by: Spear, Chris
Published: (2017) -
System level modeling for simulation of ΔΣ modulator
by: Yang, Chuang
Published: (2009)