Design and implementation of formal verification methodology using Boolean satisfiability
Functional verification is an important phase in the design flow of digital circuits as it is used to verify a design when changes occur. It ensures that the functionality of the original design is not affected by the changes. Logic simulation is a widely used technique for the verification of a des...
Saved in:
主要作者: | Phone, Thet Khaing. |
---|---|
其他作者: | Gwee Bah Hwee |
格式: | Final Year Project |
語言: | English |
出版: |
2011
|
主題: | |
在線閱讀: | http://hdl.handle.net/10356/42896 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Design and implementation of formal verification tool for combinational circuits using automatic test pattern generation
由: Tan, Sue Yee.
出版: (2010) -
Assertion based formal verification using Jaspergold
由: Tangirala Raghavsimha
出版: (2019) -
Module level verification for low Power SoC based on universal verification methodology
由: Zhang, Zijing
出版: (2018) -
Novel methodologies for miniaturized filter design and implementation
由: Ma, Kaixue
出版: (2011) -
Modeling and experimental verification of a coupled-tank apparatus
由: Thet Su Htun.
出版: (2008)