Logic-compatible embedded dynamic random access memory design
Nowadays, EDRAMs become a new direction in the research society since it has higher density. However, poor data retention time due to small storage capacitor and various leakage paths has become the main issue, which results in high power consumption and poor read performance. In this FYP, the autho...
Saved in:
Main Author: | Wang, Yue |
---|---|
Other Authors: | Kim Tae Hyoung, Tony |
Format: | Final Year Project |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/60378 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Embedded logic compatible dynamic random access memory design
by: Yi, He.
Published: (2012) -
Retention time characterization and optimization of logic-compatible embedded DRAM cells
by: Do, Anh Tuan, et al.
Published: (2013) -
Multi-valued logic synthesis for Resistive Random Access Memory (RERAM) based in-memory computing
by: Surhonne Anmol Prakash
Published: (2018) -
Development of resistive random access memory for next-generation embedded non-volatile memory application
by: Sun, Jianxun
Published: (2021) -
Racetrack memory based logic design for in-memory computing
by: Luo, Tao
Published: (2018)