A 40nm CMOS current reference with reduced PVT sensitivity
A reference current is a vital building block for an analog circuit. Most often, the current reference determines the biasing point of the circuits, thereby influencing the ultimate performance of the circuitries. In this work, an improved foundation current reference with dynamic element matching (...
Saved in:
Main Author: | Prabhakar Bharath Kumar |
---|---|
Other Authors: | Chan Pak Kwong |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/73108 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A PVT-tolerant relaxation oscillator in 65nm CMOS
by: Cimbili Bharath Kumar
Published: (2017) -
Design of a CMOS current-mode voltage reference with low PVT sensitivity
by: Lin, Youbo
Published: (2023) -
A 40nm CMOS operational amplifier for internet-of-things applications
by: Cheng, Yujie
Published: (2017) -
A low-quiescent and low dropout regulator in 40nm CMOS
by: Pu, Kai Lin
Published: (2019) -
A 40nm CMOS high PSRR differential difference amplifier for sensor applications
by: Chong, Chean Hwa
Published: (2017)