SPICE2: Spatial Processors Interconnected for Concurrent Execution for Accelerating the SPICE Circuit Simulator Using an FPGA
Spatial processing of sparse, irregular, double-precision floating-point computation using a single field-programmable gate array (FPGA) enables up to an order of magnitude speedup (mean 2.8× speedup) over a conventional microprocessor for the SPICE circuit simulator. We develop a parallel, FPGA-bas...
Saved in:
Main Authors: | Kapre, Nachiket, DeHon, André |
---|---|
Other Authors: | School of Computer Engineering |
Format: | Article |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/81197 http://hdl.handle.net/10220/39201 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
VLIW-SCORE: Beyond C for sequential control of SPICE FPGA acceleration
by: Kapre, Nachiket, et al.
Published: (2015) -
Performance comparison of single-precision SPICE Model-Evaluation on FPGA, GPU, Cell, and multi-core processors
by: Kapre, Nachiket, et al.
Published: (2015) -
Accelerating SPICE Model-Evaluation using FPGAs
by: Kapre, Nachiket, et al.
Published: (2015) -
Parallelizing Sparse Matrix Solve for SPICE Circuit Simulation using FPGAs
by: Kapre, Nachiket, et al.
Published: (2015) -
Enhancing Speedups for FPGA Accelerated SPICE through Frequency Scaling and Precision Reduction
by: Lim, Hui Hui, et al.
Published: (2015)