Performance comparison of single-precision SPICE Model-Evaluation on FPGA, GPU, Cell, and multi-core processors
Automated code generation and performance tuning techniques for concurrent architectures such as GPUs, Cell and FPGAs can provide integer factor speedups over multi-core processor organizations for data-parallel, floating-point computation in SPICE model-evaluation. Our Verilog AMS compiler produces...
Saved in:
Main Authors: | Kapre, Nachiket, DeHon, Andre |
---|---|
Other Authors: | School of Computer Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/81245 http://hdl.handle.net/10220/39197 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
SPICE2: Spatial Processors Interconnected for Concurrent Execution for Accelerating the SPICE Circuit Simulator Using an FPGA
by: Kapre, Nachiket, et al.
Published: (2015) -
VLIW-SCORE: Beyond C for sequential control of SPICE FPGA acceleration
by: Kapre, Nachiket, et al.
Published: (2015) -
Accelerating SPICE Model-Evaluation using FPGAs
by: Kapre, Nachiket, et al.
Published: (2015) -
Parallelizing Sparse Matrix Solve for SPICE Circuit Simulation using FPGAs
by: Kapre, Nachiket, et al.
Published: (2015) -
Enhancing Speedups for FPGA Accelerated SPICE through Frequency Scaling and Precision Reduction
by: Lim, Hui Hui, et al.
Published: (2015)