System-level FPGA device driver with high-level synthesis support
We can exploit the standardization of communication abstractions provided by modern high-level synthesis tools like Vivado HLS, Bluespec and SCORE to provide stable system interfaces between the host and PCIe-based FPGA accelerator platforms. At a high level, our FPGA driver attempts to provide CUDA...
Saved in:
Main Authors: | Vipin, Kizheppatt, Shreejith, Shanker, Gunasekera, Dulitha, Fahmy, Suhaib A., Kapre, Nachiket |
---|---|
Other Authors: | School of Computer Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/81247 http://hdl.handle.net/10220/39202 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A high speed open source controller for FPGA Partial Reconfiguration
by: Vipin, Kizheppatt., et al.
Published: (2013) -
Analysis and optimization of a deeply pipelined FPGA soft processor
by: Cheah, Hui Yan, et al.
Published: (2015) -
FCUDA : CUDA to FPGA high level synthesis
by: Nguyen, Quoc Duy Tan
Published: (2015) -
Custom FPGA-based soft-processors for sparse graph acceleration
by: Kapre, Nachiket
Published: (2015) -
Breaking Sequential Dependencies in FPGA-Based Sparse LU Factorization
by: Siddhartha, et al.
Published: (2015)