Body-bootstrapped-buffer circuit for CMOS static power reduction
In this paper, we present a new CMOS circuit design for increasing the threshold voltages (VT) of MOSFETS to reduce power consumption. Using a single voltage source VDD, the proposed circuit generates both the high positive and negative voltages, which are connected to the body nodes of MOSFETs to i...
Saved in:
Main Authors: | Loy, Liang Yu, Zhang, Weijia, Kong, Zhi Hui, Goh, Wang Ling, Yeo, Kiat Seng |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/90765 http://hdl.handle.net/10220/6378 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
New BiCMOS device structures and circuits for low-voltage low-power applications
by: Yeo, Kiat Seng
Published: (2009) -
Self-timed CMOS circuits
by: Lakshminarayanan Srinivasan
Published: (2008) -
Delay sensitivity analysis of scaled BiCMOS/CMOS/ECL circuits
by: Sin, You Seng.
Published: (2009) -
Performance characterisation and design issues of low voltage BiCMOS digital circuits
by: Cheong, Chee Seng.
Published: (2008) -
Circuit performance sensivity analysis of CMOS mixers
by: Aung Tin Oo
Published: (2008)