RELIABILITY CHARACTERIZATION AND MODELING FOR HIGH VOLTAGE LDMOS DEVICES
Master's
Saved in:
Main Author: | CAI MIAO |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2023
|
Subjects: | |
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/239053 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Folded gate LDMOS transistor with low on-resistance and high transconductance
by: Zhu, Y., et al.
Published: (2014) -
A vacancy-interstitial defect pair model for positive-bias temperature stress-induced electron trapping transformation in the high-κ gate n-MOSFET
by: Gu, Chenjie, et al.
Published: (2018) -
Compact modeling of high-voltage (LDMOS/MISHEMT) devices
by: Zhang, Junbin
Published: (2012) -
Reliability prediction through degradation data modeling using a quasi-likelihood approach
by: Jayaram, J.S.R., et al.
Published: (2014) -
Characterization of hot carrier reliability in deep submicronmeter MOSFETs
by: LIAO HONG
Published: (2010)