Simplified dual damascene process utilizing PPMSO as an insulator layer
US6323125
Saved in:
Main Authors: | SOO, CHOI PHENG, LOH, WYE BOON, CHAN, LAP |
---|---|
Other Authors: | MATERIALS SCIENCE |
Format: | Patent |
Published: |
2012
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/32603 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Length effects on the reliability of dual-damascene Cu interconnects
by: Wei, F., et al.
Published: (2014) -
Mortality dependence of Cu dual damascene interconnects on adjacent segment
by: Chang, C.W., et al.
Published: (2014) -
Self-aligned dual damascene processing technique to improve copper interconnect performance
by: Neo, Chin Chuan
Published: (2008) -
A dual BARC method for lithography and etch for Dual damascene with low K
by: Mukherjee-Roy, M., et al.
Published: (2014) -
Experimental characterization of the reliability of multi-terminal dual-damascene copper interconnect trees
by: Gan, C.L., et al.
Published: (2014)