A new modeling technique for mixed-mode simulation of CMOS circuits
Integration, the VLSI Journal
Saved in:
Main Authors: | Samudra, G., Lee, T.K. |
---|---|
Other Authors: | ELECTRICAL ENGINEERING |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/54531 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
MOS device conductance modelling technique for an accurate and efficient mixed-mode simulation of CMOS circuits
by: Samudra, G., et al.
Published: (2014) -
MOS device conductance modelling technique for an accurate and efficient mixed-mode simulation of CMOS circuits
by: Samudra, G., et al.
Published: (2014) -
A double-spacer I-MOS transistor with shallow source junction and lightly doped drain for reduced operating voltage and enhanced device performance
by: Toh, E.-H., et al.
Published: (2014) -
A simple and efficient model for quantization effects of hole inversion layers in MOS devices
by: Hou, Y.-T., et al.
Published: (2014) -
A thorough study of quasi-breakdown phenomenon of thin gate oxide in dual-gate CMOSFET's
by: Guan, H., et al.
Published: (2014)