Parasitic capacitance characteristics of deep submicrometre grooved gate MOSFETs
10.1088/0268-1242/17/3/301
Saved in:
Main Authors: | Sreelal, S., Lau, C.K., Samudra, G.S. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Article |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/56991 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Simulation of 0.1μm hot carrier effect suppressed grooved gate MOSFET
by: Sreelal, S., et al.
Published: (2014) -
EVALUATION OF HOT-CARRIER DEGRADATION IN SUBMICROMETRE MOSFETS BY GATE CAPACITANCE AND CHARGE PUMPING CURRENT MEASUREMENTS
by: TAN SUAT ENG
Published: (2020) -
Gate-channel capacitance characteristics in the fully-depleted SOI MOSFET
by: Cheng, Z.-Y., et al.
Published: (2014) -
Impedance and parasitic capacitance analysis of SiC MOSFETs
by: Tan, Wei Jie
Published: (2020) -
Modelling of the "Gated-diode" configuration in bulk MOSFET's
by: Yip, A., et al.
Published: (2014)