Self-consistent Schrödinger-Poisson simulations on capacitance-voltage characteristics of silicon nanowire gate-all-around MOS devices with experimental comparisons
IEEE Transactions on Electron Devices
Saved in:
Main Authors: | Chin, S.K., Ligatchev, V., Rustagi, S.C., Zhao, H., Samudra, G.S., Singh, N., Lo, G.Q., Kwong, D.-L. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/57365 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Self-consistent Schrödinger-Poisson simulations on capacitance-voltage characteristics of silicon nanowire gate-all-around MOS devices with experimental comparisons
by: Chin, S.K., et al.
Published: (2014) -
Addressing performance bottlenecks for top-down engineered nanowire transistors
by: JIANG YU
Published: (2010) -
Polycrystalline Si nanowire SONOS nonvolatile memory cell fabricated on a gate-all-around (GAA) channel architecture
by: Fu, J., et al.
Published: (2014) -
Top-down Si nanowire technology in discrete charge storage nonvolatile memory application
by: FU JIA
Published: (2010) -
Nickel salicided source/drain extensions for performance improvement in ultrascaled (Sub 10 nm) Si-nanowire transistors
by: Jiang, Y., et al.
Published: (2014)