Charge trapping as the dominant degradation mechanism during plasma processing of 0.25 μm technology devices
International Symposium on IC Technology, Systems and Applications
Saved in:
Main Authors: | Song, J., Chim, W.K., Chan, D.S.H., Pan, Y. |
---|---|
Other Authors: | ELECTRICAL ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/72518 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Interface traps at high doping drain extension region in sub-0.25-μm MOSTs
by: Chen, G., et al.
Published: (2014) -
Design and characterization of fully integrated low frequency, low voltage 0.25μm CMOS clock generator circuit
by: Konwat, John Clifford, et al.
Published: (2015) -
Giant magnetothermopower in charge ordered Nd0.75Na 0.25MnO3
by: Maheswar Repaka, D.V., et al.
Published: (2014) -
In-line plasma induced charging monitor for 0.15μm polysilicon gate etching
by: Chong, D., et al.
Published: (2014) -
A 0.25-V, 5.3-pW Voltage Reference with 25-μV/°C Temperature Coefficient, 140-μV/V Line Sensitivity and 2,200-μm2 Area in 180nm
by: Fassio, Luigi, et al.
Published: (2020)