A 32 kb 9T near-threshold SRAM with enhanced read ability at ultra-low voltage operation
Ultra-low voltage SRAMs are highly sought-after in energy-limited systems such as battery-powered and self-harvested SoCs. However, ultra-low voltage operation diminishes SRAM read bitline (RBL) sensing margin significantly. This paper tackles this issue by presenting a novel 9T cell with data-indep...
Saved in:
Main Authors: | Kim, Tony Tae-Hyoung, Lee, Zhao Chuan, Do, Anh Tuan |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2019
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/105826 http://hdl.handle.net/10220/48769 http://dx.doi.org/10.1016/j.sse.2017.10.002 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of an Ultra-low Voltage 9T SRAM With Equalized Bitline Leakage and CAM-Assisted Energy Efficiency Improvement
by: Wang, Bo, et al.
Published: (2016) -
A 0.4 V 12T 2RW dual-port SRAM with suppressed common-row-access disturbance
by: Wang, Bo, et al.
Published: (2018) -
A secure data-toggling SRAM for confidential data protection
by: Ho, Weng-Geng, et al.
Published: (2022) -
A 65-nm 8T SRAM compute-in-memory macro with column ADCs for processing neural networks
by: Yu, Chengshuo, et al.
Published: (2022) -
A 0.2 V, 480 kb subthreshold SRAM with 1 k cells per bitline for ultra-low-voltage computing
by: Kim, Tony Tae-Hyoung, et al.
Published: (2010)