Delay sensitivity analysis of scaled BiCMOS/CMOS/ECL circuits
The speed sensitivity of the BiCMOS, CMOS and ECL inverter circuits to changes in the key MOS/BJT device parameters is analyzed. The study of BiCMOS circuit takes into account the changes in the forward transit time, the knee current, the collector resistance, the base resistance, and the current ga...
Saved in:
主要作者: | Sin, You Seng. |
---|---|
其他作者: | Yeo, Kiat Seng |
格式: | Theses and Dissertations |
語言: | English |
出版: |
2009
|
主題: | |
在線閱讀: | http://hdl.handle.net/10356/19686 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Development of NTU CMOS process for SiGe BiCMOS technology
由: Wang, Jianpeng.
出版: (2008) -
Development of submicron BiCMOS digital library cells for ASIC applications
由: Do, Manh Anh, et al.
出版: (2008) -
Development of submicron BiCMOS/CMOS digital cell library for low-voltage low-power applications
由: Lee, Heng Kah.
出版: (2008) -
Performance characterisation and design issues of low voltage BiCMOS digital circuits
由: Cheong, Chee Seng.
出版: (2008) -
New BiCMOS device structures and circuits for low-voltage low-power applications
由: Yeo, Kiat Seng
出版: (2009)