Development of NTU CMOS process for SiGe BiCMOS technology
Wafer fabrication was completed in the Micro Fabrication laboratory (MFL) on two types of starting substrate. Electrical measurement of the fabricated devices showed that selected parameters in the DOE slightly missed the target values. Based on the electrical measurement results, a new set of param...
Saved in:
Main Author: | Wang, Jianpeng. |
---|---|
Other Authors: | Tse, Man Siu |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/3663 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Sub-nanosecond pulse-forming network on SiGe BiCMOS for UWB communications
by: Tan, A.E.-C., et al.
Published: (2014) -
Delay sensitivity analysis of scaled BiCMOS/CMOS/ECL circuits
by: Sin, You Seng.
Published: (2009) -
Development of submicron BiCMOS digital library cells for ASIC applications
by: Do, Manh Anh, et al.
Published: (2008) -
Development of submicron BiCMOS/CMOS digital cell library for low-voltage low-power applications
by: Lee, Heng Kah.
Published: (2008) -
A low power millimetre-wave VCO in 0.18 µm SiGe BiCMOS technology
by: Ye, Wanxin, et al.
Published: (2013)