CMOS building blocks for 10+Gb/s clock data recovery circuit
157 p.
Saved in:
Main Author: | Liu, Haiqi |
---|---|
Other Authors: | Goh Wang Ling |
Format: | Theses and Dissertations |
Published: |
2010
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/39032 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Clock and data recovery circuits
by: Adaikkalam Raguraman
Published: (2010) -
Clock data recovery circuits
by: Ong, Henry Kok Fong.
Published: (2011) -
Design of high-speed low-power clock and data recovery circuit
by: Alper, Cabuk
Published: (2008) -
Design of a hysteresis frequency lock detector for dual-loops clock and data recovery circuit
by: Tan, Yung Sern, et al.
Published: (2013) -
Differential/single-ended/differential conversion circuits for RF CMOS building blocks
by: Yan, Guoqiang
Published: (2008)