Latchup characterization of submicrometer CMOS
The main purpose of this project is to study the latchup phenomenon in submicrometer CMOS devices and investigate the effects of spike annealing process on latchup sensitivity. Latchup characterization was carried out by a steady-state latchup triggering method.
Saved in:
Main Author: | Chow, Jane Sze Mun. |
---|---|
Other Authors: | Zhang, Qing |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/4163 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Latchup analysis of deep submicrometer CMOS devices
by: Chen, Hong Lei.
Published: (2008) -
Research on CMOS latchup in quarter micron technology
by: Leong, Kam Chew.
Published: (2008) -
De-embedding techniques for characterizing high frequency noise in nanometre CMOS devices
by: Loo, Xi Sung.
Published: (2012) -
Development of NTU CMOS process for SiGe BiCMOS technology
by: Wang, Jianpeng.
Published: (2008) -
Delay sensitivity analysis of scaled BiCMOS/CMOS/ECL circuits
by: Sin, You Seng.
Published: (2009)