Low temperature three dimensional wafer level copper thermo-compression bonding
As semiconductor technology scales, integrated circuit performance is shifting from device limited to interconnect limited. Interconnect delay is unavoidably worsen due to longer, thinner interconnect wire and tighter pitch. Three dimensional (3D) integration provides a simple solution to alleviate...
Saved in:
Main Author: | Lim, Dau Fatt. |
---|---|
Other Authors: | Tan Chuan Seng |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/52550 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Wafer-level hermetic packaging of 3D microsystems with low-temperature Cu-to-Cu thermo-compression bonding and its reliability
by: Peng, L., et al.
Published: (2013) -
Low temperature Cu-Cu thermo-compression bonding with temporary passivation of self-assembled monolayer and its bond strength enhancement
by: Ang, X. F., et al.
Published: (2013) -
Study of low temperature plasma activated wafer bonding
by: Yeo, Thomas Peng Siong.
Published: (2013) -
Investigation of low temperature wafer bonding using intermediate layer
by: Deng, Shusheng
Published: (2008) -
Fabrication and characterization of silicon-on-insulator using low temperature wafer bonding
by: Yu, Weibo
Published: (2008)