Leakage reduction techniques for submicron CMOS circuits
Leakage current has become a significant problem in sub-micron circuits due to the continuous scaling of channel length. Therefore, leakage reduction has become an essential design process in order to achieve a better performance especially in low power circuit applications. Leakage cont...
Saved in:
Main Author: | Teo, Serene. |
---|---|
Other Authors: | Lau Kim Teen |
Format: | Final Year Project |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/54459 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Rapid thermal annealing for ultra-shallow junction in deep submicron CMOS integrated circuits
by: Qin, Fei Tao
Published: (2009) -
Body-bootstrapped-buffer circuit for CMOS static power reduction
by: Loy, Liang Yu, et al.
Published: (2010) -
Copper metallization for deep submicron integrated circuits
by: Li, Chao Yong.
Published: (2008) -
Review on VCO based ADC in modern deep submicron CMOS technology
by: Hor, Hon Cheong, et al.
Published: (2013) -
Robust intermediate read-out for deep submicron technology CMOS image sensors
by: Chen, Shoushun, et al.
Published: (2010)