Ultra-Low Power Read-Decoupled SRAMs with Ultra-Low Write-Bitline Voltage Swing
We propose an ultra-low power memory design method based on the ultra-low (∼ 0.2 V) write-bitline voltage swing to reduce the write power dissipation for read-decoupled SRAM (RD-SRAM) cells. By keeping the write bitlines at ground level (0 V) during standby and charging them to a low voltage V L (...
Saved in:
Main Authors: | Chen, Junchao, Chong, Kwen-Siong, Gwee, Bah Hwee |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2016
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/82378 http://hdl.handle.net/10220/39987 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of an Ultra-low Voltage 9T SRAM With Equalized Bitline Leakage and CAM-Assisted Energy Efficiency Improvement
by: Wang, Bo, et al.
Published: (2016) -
Ultra-low voltage SRAM for IoT applications
by: Cai, Yanru
Published: (2024) -
0.2 V 8T SRAM With PVT-Aware Bitline Sensing and Column-Based Data Randomization
by: Do, Anh Tuan, et al.
Published: (2016) -
Area-efficient and low stand-by power 1k-byte transmission-gate-based non-imprinting high-speed erase (TNIHE) SRAM
by: Ho, Weng-Geng, et al.
Published: (2016) -
Average-8T differential-sensing subthreshold SRAM with bit interleaving and 1k bits per bitline
by: Khayatzadeh, M., et al.
Published: (2014)