A 0.4 V 12T 2RW dual-port SRAM with suppressed common-row-access disturbance
Dual-port SRAMs with two sets of address bus and data IOs are widely employed in various applications to increase throughput. Conventional 8T dual-port SRAM suffers reliability issue at low voltages due to common-row-access disturbance. Specifically, a row is simultaneously accessed by two operation...
Saved in:
Main Authors: | Wang, Bo, Zhou, Jun, Kim, Tony Tae-Hyoung |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/88027 http://hdl.handle.net/10220/44496 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Fast Vth instability in HfO2 gate dielectric MOSFETs and its impact on digital circuits
by: Shen, C., et al.
Published: (2014) -
A secure data-toggling SRAM for confidential data protection
by: Ho, Weng-Geng, et al.
Published: (2022) -
0.2 V 8T SRAM With PVT-Aware Bitline Sensing and Column-Based Data Randomization
by: Do, Anh Tuan, et al.
Published: (2016) -
A 32 kb 9T near-threshold SRAM with enhanced read ability at ultra-low voltage operation
by: Kim, Tony Tae-Hyoung, et al.
Published: (2019) -
Ultra-low voltage SRAM for IoT applications
by: Cai, Yanru
Published: (2024)