High-speed and low-power serial accumulator for serial/parallel multiplier
This paper presents a new approach to serial/parallel multiplier design by using parallel 1's counters to accumulate the binary partial product bits. The 1's in each column of the partial product matrix due to the serially input operands are accumulated using a serial T-flip flop (TFF) cou...
Saved in:
Main Authors: | Meher, Manas Ranjan, Jong, Ching Chuen, Chang, Chip Hong |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/90594 http://hdl.handle.net/10220/6353 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
New architectures of multiplier and inner-product processor for high-speed on-chip serial-link bus
by: Meher, Manas Ranjan.
Published: (2013) -
An area and energy efficient inner-product processor for serial-link bus architecture
by: Meher, Manas Ranjan, et al.
Published: (2013) -
High speed multiplier IC design based on booth algorithm
by: Chang, Shuming
Published: (2023) -
Design of low-power and low-voltage VLSI multipliers
by: Ong, Geok Ling.
Published: (2008) -
Design of a low-power asynchronous multiplier
by: Lim, Khoon Aun.
Published: (2008)