Maximization of SRAM energy efficiency utilizing MTCMOS technology
Higher-Vth devices in the cross-coupled latches and the write access transistors, and lower-Vth devices in the read ports are preferred for reducing leakage current without sacrificing performance. However, at ultra-low supply voltage levels, higher-Vth devices can retard or nullify energy efficienc...
Saved in:
Main Authors: | Wang, Bo, Zhou, Jun, Kim, Tony Tae-Hyoung |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/99114 http://hdl.handle.net/10220/12584 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
SRAM devices and circuits optimization toward energy efficiency in multi-Vth CMOS
by: Wang, Bo, et al.
Published: (2015) -
High energy efficient ultra-low voltage SRAM design : device, circuit, and architecture
by: Kim, Tony Tae-Hyoung, et al.
Published: (2013) -
Energy-efficient data-aware SRAM design utilizing column-based data encoding
by: Do, Anh Tuan, et al.
Published: (2022) -
A 5.61 pJ, 16 kb 9T SRAM with single-ended equalized bitlines and fast local write-back for cell stability improvement
by: Li, Qi, et al.
Published: (2013) -
Sensing margin enhancement techniques for ultra-low-voltage SRAMs utilizing a bitline-boosting current and equalized bitline leakage
by: Do, Anh Tuan, et al.
Published: (2013)