Top-down Si nanowire technology in discrete charge storage nonvolatile memory application
Ph.D
Saved in:
Main Author: | FU JIA |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/18005 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Polycrystalline Si nanowire SONOS nonvolatile memory cell fabricated on a gate-all-around (GAA) channel architecture
by: Fu, J., et al.
Published: (2014) -
Si-nanowire based gate-all-around nonvolatile SONOS memory cell
by: Fu, J., et al.
Published: (2014) -
Addressing performance bottlenecks for top-down engineered nanowire transistors
by: JIANG YU
Published: (2010) -
Integration of high-κ dielectrics and metal gate on gate-all-around si-nanowire-based architecture for high-speed nonvolatile charge-trapping memory
by: Fu, J., et al.
Published: (2014) -
Self-consistent Schrödinger-Poisson simulations on capacitance-voltage characteristics of silicon nanowire gate-all-around MOS devices with experimental comparisons
by: Chin, S.K., et al.
Published: (2014)