Performance, power, and reliability tradeoffs of STT-RAM cell subject to architecture-level requirement
10.1109/TMAG.2011.2159262
Saved in:
Main Authors: | Li, H., Wang, X., Ong, Z.-L., Wong, W.-F., Zhang, Y., Wang, P., Chen, Y. |
---|---|
Other Authors: | COMPUTER SCIENCE |
Format: | Conference or Workshop Item |
Published: |
2013
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/40264 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
DYNAMICS OF CURRENT-INDUCED SWITCHING IN SPIN-ORBIT TORQUE MAGNETIC DEVICES
by: LEGRAND WILLIAM SYLVAIN
Published: (2016) -
A low-power Low-VDD nonvolatile latch using spin transfer torque MRAM
by: Huang, K., et al.
Published: (2014) -
STT-RAM cache hierarchy with multiretention MTJ designs
by: Sun, Z., et al.
Published: (2016) -
Complimentary Polarizers STT-MRAM (CPSTT) for On-Chip Caches
by: Fong, Xuanyao, et al.
Published: (2019) -
Low-power Robust Complementary Polarizer STT-MRAM (CPSTT) for On-chip Caches
by: Fong, Xuanyao, et al.
Published: (2019)