A low-power Low-VDD nonvolatile latch using spin transfer torque MRAM
10.1109/TNANO.2013.2280338
Saved in:
Main Authors: | Huang, K., Lian, Y. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/54321 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Performance, power, and reliability tradeoffs of STT-RAM cell subject to architecture-level requirement
by: Li, H., et al.
Published: (2013) -
MAGNETIC IMMUNITY AND THERMAL STABILITY ASSESSMENT OF STT-MRAM DEVICES
by: K SIVABALAN
Published: (2022) -
Low-power Robust Complementary Polarizer STT-MRAM (CPSTT) for On-chip Caches
by: Fong, Xuanyao, et al.
Published: (2019) -
Complimentary Polarizers STT-MRAM (CPSTT) for On-Chip Caches
by: Fong, Xuanyao, et al.
Published: (2019) -
MRAM device incorporating single-layer switching via rashba-induced spin torque
by: Guo, J., et al.
Published: (2014)