An accurate delay model for BiCMOS logic gates
International Symposium on IC Technology, Systems and Applications
Saved in:
Main Authors: | Samudra, G., Zhao, B. |
---|---|
Other Authors: | ELECTRICAL ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/72474 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
AN ACCURATE DELAY MODEL FOR BICMOS/CMOS LOGIC GATES
by: ZHAO BIN
Published: (2020) -
Delay sensitivity analysis of scaled BiCMOS/CMOS/ECL circuits
by: Sin, You Seng.
Published: (2009) -
A charge-trapping-based technique to design low-voltage BiCMOS logic circuits
by: Rofail, Samir S., et al.
Published: (2009) -
A novel CMOS/BiCMOS UWB pulse generator and modulator
by: Zheng, Y., et al.
Published: (2014) -
Development of NTU CMOS process for SiGe BiCMOS technology
by: Wang, Jianpeng.
Published: (2008)