Electrical characteristics of memory devices with a high-k HfO2 trapping layer and dual SiO2/Si3 N4 tunneling layer
10.1109/TED.2007.904396
Saved in:
Main Authors: | Wang, Y.Q., Hwang, W.S., Zhang, G., Samudra, G., Yeo, Y.-C., Yoo, W.J. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/82246 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Self-consistent simulation of quantum dot flash memory device with SiO 2 and HfO 2 dielectrics
by: Chong, C.C., et al.
Published: (2014) -
Charge carrier generation/trapping mechanisms in HfO2/SiO2 stack
by: Samanta, P., et al.
Published: (2014) -
Reliability analysis of thin HfO2/SiO2 gate dielectric stack
by: Samanta, P., et al.
Published: (2014) -
Physical characterization of HfO2 & HfO2-Al2O3 alloy thin films
by: TOK KWEE LEE
Published: (2010) -
Fast erasing and highly reliable MONOS type memory with HfO2 high-k trapping layer and SI3N4/SiO2 tunneling stack
by: Wang, Y.Q., et al.
Published: (2014)