Experimental modules on integrated circuit design using tanner for 0.18um CMOS process

Experimental modules on integrated circuit design using tanner for 0.18um CMOS process

The development in integrated circuit fabrication demands smaller transistors in order to fit more inside thus leading to faster circuits. Previous technology such as 0.5um, and 0.25um are going to be replaced by 0.18um technology in order to keep up with technology. This paper aims to create an env...

Full description

Saved in:

Bibliographic Details
Main Authors:	Amis, Paul Anthony M., Endaya, Renard Ryan, Sy, Terence Mervin M.
Format:	text
Language:	English
Published:	Animo Repository 2014
Subjects:	Integrated circuits > Design and construction Engineering
Online Access:	https://animorepository.dlsu.edu.ph/etd_bachelors/11461
Tags:	Add Tag No Tags, Be the first to tag this record!
Institution:	De La Salle University
Language:	English

Similar Items

Experimental modules on integrated circuit design using tanner for 0.25 um, 0.35 um, and 0.5 CMOS process
by: Escano, Ron Alvin V., et al.
Published: (2010)

Phase-locked loop for low frequency application using 0.18um CMOS technology
by: Zhang, Yao.
Published: (2009)

Experimental modules on integrated circuit design using astro and custom design suites of synopsys
by: Aureo, Nico Mari B., et al.
Published: (2011)

A 0.18-μm CMOS voltage-to-frequency converter with low circuit sensitivity
by: Koay, Kuan Chuang, et al.
Published: (2019)

Cell-based variable-gain amplifiers with accurate dB-linear characteristic in 0.18 µm CMOS technology
by: Liu, Hang, et al.
Published: (2015)

Design and characterization of a 0.25um programmable multiple voltage reference
by: Avila, Jose Marie S., et al.
Published: (2014)

RF CMOS 0.18 micrometer parameterized layout generation kit
by: Chan, Kwok Wai.
Published: (2008)

Low power CMOS circuits
by: Teo, Kok Chin
Published: (2014)

Implementation of a 1V temperature sensing IC on a 0.18um CMOS process
by: Briones, Juan Gabriel C., et al.
Published: (2013)

A 3.54 nJ/bit-RX, 0.671 nJ/bit-TX burst mode super-regenerative UWB transceiver in 0.18- μm CMOS
by: Zheng, Yuanjin, et al.
Published: (2014)

Low power CMOS memory circuit design
by: Foo, Chee Heng
Published: (2020)

Analysis of CMOS circuits : glitch power
by: Cai, Hong
Published: (2008)

High performance of CMOS comparator circuits
by: Lee, Koom Chong.
Published: (2009)

Delay sensitivity analysis of scaled BiCMOS/CMOS/ECL circuits
by: Sin, You Seng.
Published: (2009)

Design and simulation of CMOS-based ternary logic arithmetic circuits
by: Gao, Shuo
Published: (2023)

High performance fast feedthrough CMOS logic circuits
by: Qu, Yang.
Published: (2009)

Circuit performance sensitivity analysis of CMOS low noise amplifiers
by: Lim, Eng Chun.
Published: (2008)

CMOS differential logic circuits for low power and high-speed applications
by: They, Kian Seng
Published: (2008)

A 0.18μm CMOS 802.15.4a UWB transceiver for communication and localization
by: Zheng, Yuanjin, et al.
Published: (2010)

MOS device conductance modelling technique for an accurate and efficient mixed-mode simulation of CMOS circuits
by: Samudra, G., et al.
Published: (2014)

MOS device conductance modelling technique for an accurate and efficient mixed-mode simulation of CMOS circuits
by: Samudra, G., et al.
Published: (2014)

Design of voltage and current reference circuits on SOI-CMOS for high temperature applications
by: Quek, Michelle Wei-Ling
Published: (2014)

Rapid thermal annealing for ultra-shallow junction in deep submicron CMOS integrated circuits
by: Qin, Fei Tao
Published: (2009)

Low voltage low power CMOS circuits for IoT applications
by: Liu, Yue
Published: (2019)

0.18 um DRAM product electrical failure analysis for prediction of physical defects
by: Tej Bahadur Megh Raj.
Published: (2008)

Design and characterization of fully integrated low frequency, low voltage 0.25μm CMOS clock generator circuit
by: Konwat, John Clifford, et al.
Published: (2015)

Analog realization of a low-voltage two-order selectable fractional-order differentiator in a 0.35um CMOS technology
by: Abulencia, Geoffrey L., et al.
Published: (2016)

Counteracting differential power analysis: Hiding encrypted data from circuit cells
by: Chong, Kwen-Siong, et al.
Published: (2016)

Process integration issues in the development of 0.18um 1.8v LP SRAM using local interconnect
by: Lal, Manni
Published: (2008)

Experimental modules on analog and digital IC design using LASI and WinSpice
by: Enverga, Randell C., et al.
Published: (2006)

Resolving p-type transistor drain saturation current (IDsat) off-target issue for 0.3um logic device
by: Tan, Ai Kiam
Published: (2008)

Experimental characterization and modeling of the mechanical properties of Cu–Cu thermocompression bonds for three-dimensional integrated circuits
by: Made, Riko I., et al.
Published: (2012)

Development of NTU CMOS process for SiGe BiCMOS technology
by: Wang, Jianpeng.
Published: (2008)

High speed CMOS multiplier design
by: Tay, Wen Kai
Published: (2022)

EXPERIMENTAL STUDY OF HIGH GATE TO DRAIN LEAKAGE CURRENT IN 0.18μm CMOS TECHNOLOGY
by: CHANDRASEKAR VENKATARAMANI
Published: (2019)

CMOS capacitor multiplier
by: Mirea Iulian.
Published: (2009)

CMOS integrated oscillator
by: Long, Nicholas Jianming
Published: (2014)

Hybrid Selective X-masking and X-canceling Multiple Input Signature Register for Test Data Compression Techniques
by: Xu Shubing
Published: (2016)

Latchup characterization of submicrometer CMOS
by: Chow, Jane Sze Mun.
Published: (2008)

Electrochemical and optical CMOS sensors design for biochemical detection
by: Jiang, Yu
Published: (2020)