Low power CMOS multiplier IC design
This dissertation mainly studies the design of a 16-bit low-power multiplier. Based on the widespread application of multipliers and the market's demand for low-power circuits, the main goal of this dissertation is to reduce the power consumption of the multiplier by no less than one-tenth. The...
Saved in:
Main Author: | Zhang, Wanqing |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/167760 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
16-bit low-power CMOS multiplier IC design
by: Zhang, Jingyao
Published: (2021) -
16-bit low power CMOS multiplier IC design
by: Hu, Hang
Published: (2020) -
16-bit low-power CMOS multiplier IC design
by: Wang, Jun
Published: (2022) -
Low power digital multiplier IC design
by: Hu, Qigang
Published: (2022) -
High-performance CMOS digital multiplier IC design
by: Chu, Zhuolin
Published: (2023)