Effects of small gate length, gate width and s/d overhang on mosfets isolated by STI technology
193 p.
Saved in:
Main Author: | See, Kwang Seng |
---|---|
Other Authors: | Lau Wai Shing |
Format: | Theses and Dissertations |
Published: |
2011
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/46791 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Characterization of deep submicron MOSFET with ultra thin gate oxide
by: Sun, Quan.
Published: (2010) -
Characterization of gate charging N-channel mosfet to determine the effects of different gate bias voltages and temperature conditions
by: Garcia, Rommel Galang
Published: (2008) -
Simulation of post-breakdown transistor performance in ultrathin gate dielectrics-based nanoscale MOSFETs
by: Yaw, Meng Kwan.
Published: (2009) -
Characterization of negative bias temperature instability in ultra-thin oxynitride gate P-MOSFETs
by: Wang, Shuang
Published: (2009) -
Negative-bias temperature instability (NBTI) characterization of MOSFETS employing decoupled-plasma-nitrided gate oxides
by: Lai, Simon Chung Sing
Published: (2011)