De-embedding techniques for characterizing high frequency noise in nanometre CMOS devices
Aggressive scaling of CMOS devices over the past decades has enabled System-on-Chip (SoC) solution which permits full integration of digital circuits with analog and RF functions in one chip at low cost. However, the growing complexity of radio frequency integrated circuits requires accurate charact...
Saved in:
Main Author: | Loo, Xi Sung. |
---|---|
Other Authors: | Yeo Kiat Seng |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/49986 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
In-band phase noise reduction techniques for phase-locked loops in advanced CMOS technologies
by: Liang, Zhipeng
Published: (2018) -
Characterization of flicker noise in sub-micron NMOS device
by: Myo Thant Win.
Published: (2008) -
High temperature low noise SOI-CMOS preamplifier for wireless telemetry system
by: Chen, Yejin
Published: (2015) -
Fabrication and characterization of high frequency devices for monolithic microwave integrated circuits (MMICS)
by: Lau, Kien Mun.
Published: (2008) -
Circuit performance sensitivity analysis of CMOS low noise amplifiers
by: Lim, Eng Chun.
Published: (2008)