Setup and implementation of hierarchical scan insertion using the core wrapping technique
The rapid shrinking of the technology node from deep submicron levels to 90nm and below has allowed the complexity of the designs to increase without significantly increasing the chip size. Large designs are now posing many challenges to all design disciplines including design-for-test (DFT). For a...
Saved in:
Main Author: | Saurabh, Maru |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/76078 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Watermark insertion and detection through embedded test machine for VLSI IP protection
by: Che, Xuerong.
Published: (2012) -
Design and synthesis of a microprocessor core using VHDL
by: Wong, Chee Heng.
Published: (2008) -
Automotive Ethernet switch scan wrapper chain design
by: Park, Chan Hyeon
Published: (2023) -
Analysis and architecting of hierarchical DFT flow
by: Mittal, Richa
Published: (2018) -
A hierarchical multiclassifier system for automated analysis of delayered IC images
by: Cheng, Deruo, et al.
Published: (2021)