Design of a sub-1V low-dropout (LDO) voltage regulator in FinFET technology
Trends in multi-gigahertz analog and RF circuits designed in deep-submicron technology requires ever-low power supply. This has given boost to a whole new area of low-power, high speed consumer electronics. However, increasing speed of operation needs more current and consequently increased power di...
Saved in:
Main Author: | Vats Ved Prakash |
---|---|
Other Authors: | Siek Liter |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2019
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/77058 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of low dropout voltage regulator (LDO)
by: Cheng, Yilin
Published: (2016) -
Design of a low dropout voltage regulator (ldo) for wireless sensor nodes
by: Lee, Hong Ze
Published: (2017) -
Novel heterogeneous integration technology of III-V layers and InGaAs FinFETs to silicon
by: Dai, Xing, et al.
Published: (2014) -
High PSRR linear low dropout regulator (LDO)
by: Tan, Jing Yuan
Published: (2014) -
Sub-30 nm FinFETs with schottky-barrier source/drain featuring complementary metal silicides and fully-silicided gate for P-FinFETs
by: Lee, R.T.P., et al.
Published: (2014)