Thermal-reliable 3D clock-tree synthesis considering nonlinear electrical-thermal-coupled TSV model
3D physical design needs accurate device model of through-silicon vias (TSVs). In this paper, physics-based electrical-thermal model is introduced for both signal and dummy thermal TSVs with the consideration of nonlinear electrical-thermal dependence. Taking thermal-reliable 3D clock-tree synthesis...
Saved in:
Main Authors: | Shang, Yang, Zhang, Chun, Yu, Hao, Tan, Chuan Seng, Zhao, Xin, Lim, Sung Kyu |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/96541 http://hdl.handle.net/10220/17271 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Reliable 3-D clock-tree synthesis considering nonlinear capacitive TSV model with electrical–thermal–mechanical coupling
by: P. D., Sai Manoj, et al.
Published: (2013) -
Thermal – Mechanical – Electrical relationship modeling on TSV
by: Arvin Eka Nata.
Published: (2013) -
Electrical and thermal models of CNT TSV and graphite interface
by: Vaisband, Boris, et al.
Published: (2019) -
SPECO : stochastic perturbation based clock tree optimization considering temperature uncertainty
by: Basir-Kazeruni, Sina, et al.
Published: (2014) -
Thermal simulator of 3D-IC with modeling of anisotropic TSV conductance and microchannel entrance effects
by: Chip-Hong Chang, et al.
Published: (2013)